



Documentation overview STM ATBEG/Vv

List of documents which are part of the "blauwdruk" STM ATBEG/Vv.

The information in this document has been compiled with the greatest possible care. Nevertheless, no rights can be derived from this.

CHANGE version 1.1 versus current version 1.2

The only change in this document compared to version 1.1 is the change of the date on this page. The year 2016 in version 1.1 was incorrect.

Author(s)	JH
Version	1.2
Date	17 november 2019
Status	Final

Content

1.	Documentation overview STM ATBEG/Vv	3
-----------	--	----------

1. Documentation overview STM ATBEG/Vv

ID	Deliverable
D0.4.5.5	Software Test and Development Environment
D1.1	ATB system description
D2.1	STM ATB system description
D2.2	Current RAMS performance and RAMS targets
D3.0	Legal Framework standards and norms
D3.1	Requirements from Regeling Indienststelling Spoorvoertuigen 9/2016
D3.2	ATBv requirements
D3.3	Tolerable Functional Fault Rates
D3.4	Additional User Requirements (updated version)
D4.1	Interface Requirements Specification (IRS)
D4.2	Safety requirements
D4.3	System Requirements Specification (SRS)
D4.5	Environmental Requirement Specification (ERS)
D4.6	Exported constraints
D4.7.1	STM FFFIS Safe Link Layer (SS057 v3.1.0)
D4.7.2	STM FFFIS Safe Time Layer (SS056 v3.0.0)
D4.7.3	STM FFFIS Application Layer (SS058v3.2.0)
D4.7.4	Specific Transmission Module (SS035 v3.2.0)
D4.7.5	Performance requirements (SS059, v3.1.0)
D4.8	Apportionment Customer Requirements
D4.8.1	Apportionment of Safety Requirements
D4.8.2	Apportionment of System Requirements
D4.8.3	Apportionment of subset-035 Requirements
D4.8.4	Apportionment of subset-056 Requirements
D4.8.5	Apportionment of subset-057 Requirements
D4.8.6	Apportionment of subset-059 Requirements
D5.0	SAS for STM ATB
D5.1	HWAS for STM ATB
D5.1.1	HwRS for Backplane Board
D5.1.2	HwRS for DIO+PS Board
D5.1.3	HwRS for AIN Board
D5.1.4	HwRS for Enclosure
D5.1.5	HwRS for SAP Board
D5.1.5.1	SAP Board design items
D5.2	Functional SwAS for STM ATB
D5.2.1	SwRS for Input Handler

D5.2.10	SwRS for Scheduler
D5.2.11	SwRS for Safety Measures
D5.2.11.1	Event Measure Matrix
D5.2.12	SwRS for Hardware Monitor
D5.2.13	SwRS generators
D5.2.2	SwRS for STM Layer
D5.2.3	SwRS for ST Layer
D5.2.4	SwRS for SL Layer
D5.2.5	SwRS for Output Handler
D5.2.7	SwRS for ATBEG+Vv Function
D5.2.8	SwRS for ATBEG+Vv Decoder
D5.2.9	SwRS for IO Channel
D5.3.1	IRS Functional Processor-IO Channel
D5.3.2	IRS Functional Processor-Diagnostic Channel
D5.3.3	IRS Functional Processor-Profibus Processor
D5.3.4	IRS Profibus Processor - Field Network Controller
D5.3.5	IRS Functional Processor - Companion Chip
D5.3.6	IRS Functional Processor-Hardware
D5.5	Manual Requirements
D6.1	HDD STM ATB
D6.1.1	HDD Backplane Board
	TPD Backplane (gerbers, schematics, ODB++ files, etc)
D6.1.1x	BP_FMECA
D6.1.2	HDD DIO+PS Board
	TPD DIO+PS (gerbers, schematics, ODB++ files, etc)
D6.1.2x	DIOPS_FMECA
D6.1.3	HDD AIN Board
	TPD AIN (gerbers, schematics, ODB++ files, etc)
D6.1.3x	AIN_FMECA
D6.1.4	HDD Enclosure
	Purchase list Enclosure
D6.1.5	HDD SAP Board
	TPD SAP (gerbers, schematics, ODB++ files, etc)
D6.1.5x	SAP_FMEA
D6.2	SDD System level
D6.2.1	SDD Input Handler
D6.2.10	SDD Scheduler
D6.2.11	SDD Event Handler
D6.2.12	SDD Functional Processor Hardware Monitor
D6.2.13	SDD SW generators
D6.2.2	SDD STM Layer
D6.2.3	SDD Safety Layers

D6.2.4	SDD Application Layer
D6.2.5	SDD Output Handler
D6.2.7	SDD ATBEG+Vv Function
D6.2.8	Product description ATBEG+Vv decoder module
D6.2.9	HDD for IO Channels
D6.2.9.1	IO Channel Filter designs
D6.3.1	IDD Functional Processor-IO Channel
D6.3.1.1	SDD Functional Processor-IO Channel Interface Module
D6.3.2	IDD Functional Processor-Diagnostic Channel
D6.3.2.1	SDD Functional Processor-Diagnostic Channel
D6.3.3	IDD Functional Processor-Profibus Processor
D6.3.3.1	SDD Functional Processor Profibus Processor Interface Module
D6.3.3.2	SDD Profibus Processor Functional Processor Interface Module
D6.3.4	IDD Profibus Processor-Fieldbus Network Controller
D6.3.4.1	SDD Profibus Processor Field Network Controller Interface Module
D6.3.5	IDD Functional Processor-Companion Chip
D6.3.5.1	SDD Functional Processor-Companion Chip Interface Module
D6.3.6	IDD Functional Processor-Hardware
D6.3.6.1	SDD Functional Processor-Hardware Interface Module
D6.5.2	User manual
D6.9.1	FMEA Software
D6.9.1.1	FMEA Software (variable overview)
D6.9.2	FMEA Hardware
D6.9.3	FMEDA Hercules and Companion Chip
D6.9.4	Common Cause Failure Analysis
D6.9.5	Apportionment safety requirements
D7.1.5.0	SAP Board Unit Test Plan
D7.2.9.0	IO Channel Unit Test Plan
D7.2.9.2	IO Channel Module Test Report
M9.1	Data sheet
M9.2	Manufacturing Manual
M9.3	Installation Manual
M9.3	Installation Manual
M9.4	Maintenance Manual
M9.5	User Manual
Q2.10	Product Development Procedure
Q2.10.1	Workinstruction for software design and development
Q2.10.2	Software Testing Procedure
Q2.10.3	EN50128:2011 compliance checklist
Q2.10.4	Testing work instructions
R5.99	Final verification report for phase 5
R7.99	Final verification report for phase 7

R8.99	Final verification report for phase 8
R9.99	Final verification report for phase 9
S1.0	Safety Management Plan
S3.0	Hazard Log Plan
S3.1	Hazard Log
S3.2	Hazard Log Report
S3.3	Safety Analysis
S3.4	HAZID report
S4.1	SIL determination report
S9-1	Part 1: Definition of system
S9-2	Part 2: Quality Management Report
S9-3	Part 3: Safety Management Report
S9-4-1	Part 4: Technical Safety Report Section 1 Introduction
S9-4-2	Part 4: Technical Safety Report Section 2 Assurance of correct operation
S9-4-3	Part 4: Technical Safety Report Section 3 Effects of faults
S9-4-4	Part 4: Technical Safety Report Section 4 Operation with external influences
S9-5	Part 5: Related Safety Cases
S9-6	Parts 6: Conclusion
T2.1	Test System Hardware Specification
T2.2	Test environment description
T7.2.1.0	Input Handler Module Test Plan
T7.2.1.1	Input Handler Module Test Description
T7.2.1.2	Input Handler Module Test Report
T7.2.10.0	Scheduler Module Test Plan
T7.2.10.2	Scheduler Module Test Report
T7.2.11.0	Event Handler Module Test Plan
T7.2.11.2	Event Handler Module Test Report
T7.2.4.0	Application Layer Module Test Plan
T7.2.4.2	Application Layer Module Test Report
T7.2.5.0	Output Handler Module Test Plan
T7.2.5.2	Output Handler Module Test Report
T7.2.7.0	ATB EG+Vv Function Module Test Plan
T7.2.7.2	ATB EG+Vv Function Module Test Report
T7.2.8.0	ATB EG+Vv Decoder Module Test Plan
T7.2.8.1	ATBEG+VV Decoder Module Test Description
T7.2.8.2	ATB EG+Vv Decoder Module Test Report
T7.2.9.0	IO Channel Module Test Plan
T7.2.9.2	IO Channel Module Test Report
T8.1.0	Hardware Fault Injection Test Plan
T8.1.2	Hardware Fault Integration Test Report
T8.2.0	STM Integration Test Plan
T8.2.2	STM Integration Test Report

T8.3.0	ATB Integration Test Plan
T8.3.2	ATB Integration Test Report
T8.4.0	SS074 Test Plan
T8.4.2	SS074 Test Report
T8.5.0	SS076 Test Plan
T8.5.2	SS076 Test Report
T8.6.0	Environmental Test Plan
T8.6.2	Environmental Test Report
T9.0	System Test Plan
T9.1.0	STM ATB System Test Plan
T9.2	STM ATB System Test Report
V10.1	STM ATB Criteria for system acceptance
V4.90	Gate Review Checklist - Phase 4
V4.91	Gate Review Report- Phase 4
V5.90	Gate Review Checklist - Phase 5
V5.91	Gate Review Report - Phase 5
V5.99	System Architecture Validation Report
V6.90	Gate Review Checklist - Phase 6
V6.91	Gate Review Report - Phase 6
V7.90	Gate Review Checklist - Phase 7
V7.91	Gate review Report - Phase 7
V8.90	Gate Review Checklist - Phase 8
V8.91	Gate Review Report - Phase 8
V9.90	Gate Review Checklist - Phase 9
V9.91	Gate Review Report - Phase 9
XXX	Certificate of conformity
XXX	ISA statement on Generic Product Safety Case